The RegisterBusiness & Tech• 11 min read

An Epyc trip to Venice: Everything we do and don't know about AMD's 256-core monster chip

An Epyc trip to Venice: Everything we do and don't know about AMD's 256-core monster chip

16 channels of DDR5, 5 GHz clock speeds, and support for CXL 3.1 memory god boxes? What's not to like?

Read the full story at The Register

Havoc links to the original reporting — the full story stays with the publisher.

Was this worth reading?Sign in to vote

More in Business & Tech

Mop the slop from your LinkedIn feed with a new open-source Chrome extension

Jev-powered Slop Mop demonstrates another great use case for probabilistic, non-chatty AI model

Business & Tech The Register

Europe's fastest supercomputer is finally getting its domestic silicon infusion

Bull, the system builder behind JUPITER, takes delivery of SiPearl's long-awaited Rhea1 CPUs

Business & Tech The Register

Someone's attacking a critical 0-day RCE in F5 BIG-IP APM

Good news: there's a patch. Bad news: both CISA and F5 warn that it's under active exploitation

Business & Tech